Abstract
Introduction
During the last decade, many structured design techniques have been developed to minimize the design cyde time of VLSI systems. PLAs, gate arrays and standard cell designs are some of the popular design styles. Two-level PLA-based logic synthesis is well developed and commercial automatic synthesis tools/silicon compilers are now available. One of the major drawbacks of these design styles is the large area overhead (due to sparsity of the personality matrices of Iriost designs) and the attendant yield and performance degradation.
Several optimization techniques have been proposed to minimize the area of PLAs at various stages of the design, starting from functional design to physical design. PLA folding techniques and the corresponding software tools have been developed to optimize the topological representation of PLAs [3,4, lo]. The primary objective of all these techniques is to reduce the area of the PLA. Significant yield enhancement can also be achieved by minimizing the defect sensitivity of the design that is already optimized for area. In this paper, we are proposing a yield enhancement technique through which the defect sensitivity of the design is minimized without increasing the area. We refer to this new approach as 'topological optimization for yield enhancement'. In this approach, the topological representation of the PLA is altered so that the critical area of the generated layout is minimized. This reduction in critical area is achieved primarily by minimizing the wire lengths in several layers of the layout.
A variety of fault-tolerant techniques have been proposed for PLA-based designs in order to enhance yield [5, 8, 7, 131 . These fault-tolerant techniques have proved to be very effective in certain situations but involve a cost of additional area and design effort. In contrast, our approach does not require any additional area.
In a typical PLA implementation, the AND and OR planes consist of poly (for input lines), metal (product lines and ground) and diffusion layers [lo] . Circuit yield can be improved by minimizing the critical area of some of these layers. In the module generators octopus & panda of the OCT and MAGIC systems [ll, 121, input poly lines are truncated after the most distant gate to reduce capacitance. This reduction in wire length also results in a smaller critical area for short-circuit type faults. By modifying the topological representation of the PLA, wire lengths in the physical layout can be minimized without increasing the area, resulting in layers with reduced critical area. The amount of wire reduction in varioits layers depends on the folding level, technology and constraints imposed on the input/output positions, etc. For example, in simple column folding with constraints on the inputs, higher reduction in wire length is possible. We illustrate the PLA topological optimization with the help of some MCNC benchmark PLA examples [9] .
Topological Optimization
The first example, misexl, consists of 8 input lines (16 lines with complements), 7 output lines and 12 product terms. An array optimizer (genie), module generator (octopus) and other support tools in OCT & MAGIC systems were employed to generate the CIF file. This CIF file is used to estimate the critical area of the layout using the yield analysis tool Laser [2] . First, logic minimization was performed using espresso. Then, simple column folding was executed by genie. Octopus and sparcs were used t o generate the final compacted PLA layout. The original symbolic representation of the circuit is shown in Figure 1A . The inputs run from both the top and bottom. An input and its complement are constrained to lie adjacent to each other. The outputs run from the top. The primary objective of our topological optimization is to minimize the length of the poly input lines running from the top and bottom. The genie output file was modified to minimize the input wire length in the AND plane. Input wire length is reduced by 16.5%, from 11.5 to 96 units, after topological optimization. The optimization procedure is briefly explained below.
The Algorithm
The length of the input poly lines is reduced by permuting the product terms in row positions. First, column weights are calculated. Column weight is defined as the total number of transistors in that column. Then, a column with the least column weight is selected and, if all topological constraints are satisfied, the product terms of that column are placed in the row positions starting from the input buffer side. Column weights are then updated and another column with the least weight is selected. This is a greedy method and it is much faster than simulated annealing methods used for PLA folding. For non-folded and simple column-folded PLAs this greedy method guarantees optimum solution. A brief outline of the proof of optimdty is given below.
Let us consider a very simple non-folded PLA with 3 inputs and an arbitrary number of product terms. Each input appears in several product terms of the PLA. The number of product terms in which an input will appear is defined as its column weight. The three input column weights are denoted by TA, TB and 2°C. If all the product terms of input A are placed first from the input buffer side, then those of input B followed by input C, the total input wire length, denoted by IWL, is given by where TAB is the number of product terms which include both A and B. The total input wire length for an N-input PLA can be written as
To minimize the total input wire length, no column weight should be greater than the proceeding one. If two inputs appear in the same number of product terms, then the maximum number of common product terms with other inputs should be taken into consideration. The final optimal order of product terms is independent of their initial order. In a simple column folded case, product terms will be processed from either the top or the bottom. To calculate the column weight both inputs in that column will be considered. While the input column weight for one input will be the number of product terms which contain this input, the weight of the other input (in the opposite direction) will be the number of product terms which do not have this input. For example, in a PLA with 10 product terms, consider a folded column, where the bottom input appears in three product terms and the top input in two product terms. Then the column weight is 3 t (10 -3 -2).
Once a product term with a top input is assigned a row position, then that column will not appear in further column weight calculations, since the input wire length will not change afterwards. A column will be considered only if the topological constraints are not violated. If the topological constraints are not satisfied then a column with the next smallest weight will be considered. The complete proof of optimality is omitted for the sake of brevity.
Critical Area Analysis
The rearrangement of product terms in row positions does not have any negative impact either on the performance or on the area. It may even improve them due to reduction in the input poly wire length. The output lines in the OR plane (metal-1), which run from either top or bottom, can also be included in the objective function. The optimized symbolic layout is shown in Figure 1B . The wire length and the critical area of open-and short-circuit type faults of polysilicon layer are shown in Table 1 . The performance of the modified layout has been verified using crystal. There is no change in the maximum delay of 1 . 9 3~ in the mise21 PLA circuit.
Due to this optimization, 19% wire length reduction is achieved in the polysilicon layer of the AND plane. Consequently, the critical area of this layer is reduced by 17%. It is interesting to observe the incidental reduction in the wire length of the other layers, e.g., metal-1 and diffusion layers as well as in the overall area. The critical areas of the metal-1 After physical optimization reduc.
Tot a1 reduction -3.3% 15.3% -- Table 2 : Effect of topological optimization on other layers of Misexl PLA. and the diffusion layers are shown in Table 2 . The critical area is reduced by 7.3% in these two layers. The reduction in wire length of the individual layers may result in better compaction therehy reducing the overall area. Tn this example, the area is reduced by 12.5%. Therefore, the effective yield of the die also increases by approximately that percentage [l] . However, this much area reduction may not always be possible when performing yield optimization, if better folding tools are used [4] . In such a case, the percentage reduction in wire length and in the attendant critical area may be less. The reduction in the wire length of several layers facilitates the implementation of the physical layout design techniques for yield enhancement proposed in [l] . After implementing these changes in the layout (Figure  2 ), the critical area is further reduced by 8.8%. Therefore, the overall reduction in the critical area is about 24% in the polysilicon layer and about 11% in metal-1 and diffusion layers. In larger chips, these reductions in the critical areas and the chip area result in about 15% improvement in the yield [l].
11.4%
The above modifications were restricted to the AND plane of this small PLA. Similar reduction in the poly lines of the OR plane is possible by permuting the output lines in the columns. In this case we may need to consider the positional constraints on the output lines. When the overall circuit is considered, the reduction in wire length of the polysilicon layer is only 7.2%. In PLAs of practical size, the AND and OR planes constitute more Table 3 : Effect of topological optimization on critical area of polysilicon layer.
than 80% of the PLA area. Therefore, in larger PLAs the overall reduction will be close to that of the AND plane (and OR plane). Results of the topological optimization on larger PLA examples are shown in Table 3 . In the clip PLA, there are 118 product terms. After topological optimization in the AND plane, the input wire length is reduced by 19%. This reduction in wire length at the topological level resulted in a 17% reduction in the critical area of open-circuit type faults and 34% reduction in the critical area of short-circuit type faults in the polysilicon layer of the physical layout. If the physical layout optimization techniques are applied on this layout, further reduction in the critical area can be achieved.
Conclusions
We have illustrated the significance of topological optimization for yield enhancement in PLA-based designs. This new approach for yield enhancement has many attractive features compared to conventional methods. Yield enhancement in PLAs through redundancy (spare product terms, input and output lines) and reconfiguration is proposed in [7, 8, 131 . In this approach, additional resources such as spares, testing aids, reconfiguration circuitry etc., require extra area up to 25%. Due to these additional area requirements, effective yield will go down beyond a certain optimal level. The marginal increase in yield for a spare will go down as the number of spares increases. In this approach, performance degradation is another concern. In the new approach proposed above, no additional resources are required to achieve the yield improvement. In a majority of the cases it may even result in better performance, due to reduction in wire length and overall area. We have considered wire length reduction only in the polysilicon layer. Similar yield optimization techniques can be applied for metal-1 (in the OR plane) and diffusion layers (in both planes) as well. The overall reduction in the critical area will then be even higher.
To achieve a higher yield for very complex VLSI/ULSI systems, they must be designed for yield. It is not enough just to look for area minimization. We should consider how various elements are arranged within the given area. Existing CAD systems need to be supplemented by yield optimization tools. We demonstrated through topological optimization for PLA-based designs that yield enhancement techniques can be applied even at a higher level of design abstraction. Designers do not have to wait until the final layout is generated to apply yield enhancement techniques. Similar yield enhancement techniques can be applied for other popular structured design styles. It is possible to achieve about 15% yield enhancement by applying these techniques at various stages of the design synthesis. 
